Characterization and partial synthesis of the behavior of resistive circuits at their terminals by Schaft, Arjan van der
  
 University of Groningen
Characterization and partial synthesis of the behavior of resistive circuits at their terminals
Schaft, Arjan van der
Published in:
Systems & Control Letters
DOI:
10.1016/j.sysconle.2010.05.005
IMPORTANT NOTE: You are advised to consult the publisher's version (publisher's PDF) if you wish to cite from
it. Please check the document version below.
Document Version
Publisher's PDF, also known as Version of record
Publication date:
2010
Link to publication in University of Groningen/UMCG research database
Citation for published version (APA):
Schaft, A. V. D. (2010). Characterization and partial synthesis of the behavior of resistive circuits at their
terminals. Systems & Control Letters, 59(7), 423-428. https://doi.org/10.1016/j.sysconle.2010.05.005
Copyright
Other than for strictly personal use, it is not permitted to download or to forward/distribute the text or part of it without the consent of the
author(s) and/or copyright holder(s), unless the work is under an open content license (like Creative Commons).
Take-down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately
and investigate your claim.
Downloaded from the University of Groningen/UMCG research database (Pure): http://www.rug.nl/research/portal. For technical reasons the
number of authors shown on this cover page is limited to 10 maximum.
Download date: 12-11-2019
Systems & Control Letters 59 (2010) 423–428Contents lists available at ScienceDirect
Systems & Control Letters
journal homepage: www.elsevier.com/locate/sysconle
Characterization and partial synthesis of the behavior of resistive circuits
at their terminals
Arjan van der Schaft ∗
Johann Bernoulli Institute for Mathematics and Computer Science, University of Groningen, PO Box 407, 9700 AK Groningen, The Netherlands
a r t i c l e i n f o
Article history:
Received 24 March 2010
Received in revised form
11 May 2010
Accepted 12 May 2010







Partial synthesis by interconnection
a b s t r a c t
The external behavior of linear resistive circuits with terminals is characterized as a linear input–output
map given by a weighted Laplacian matrix. Conditions are derived for shaping the external behavior of
the circuit by interconnection with an additional resistive circuit.
© 2010 Elsevier B.V. All rights reserved.1. Introduction
In this paper, we consider the characterization and partial
synthesis of the behavior of linear resistive circuits at given
terminals. The paper is heavily inspired by recent work of Willems
and Verriest [1]. In fact, many of the results obtained in Section 3
on external characterization of linear resistive circuits have an
analogue in [1]. On the other hand, our approach is somewhat
different, certainly in the emphasis on the graph-theoretic content
of the results obtained. In particular, we make heavy use of the
concept of the (weighted) Laplacian matrix of a graph. It turns out
that there are quite a few classical concepts and results available
in this area, dating back for example to the original work of
Kirchhoff [2], Maxwell and Rayleigh, which are of direct relevance
to the questions under study. In particular, we have relied on the
excellent book [3], which collects, among many other things, a
number of useful classical results on graphs and resistive circuits.
Section 4 is devoted to the partial synthesis of a resistive circuit.
Here we consider the problem of shaping the potential/current be-
havior at the terminals of a given resistive circuit, by intercon-
necting the resistive circuit through another set of terminals with
a judiciously chosen ‘controller’ resistive circuit. We characterize
all thus achievable potential/current behaviors. Not surprisingly,
this problem is similar to the ‘control by interconnection’ problem
∗ Tel.: +31 50 3633731; fax: +31 50 3633800.
E-mail address: A.J.van.der.Schaft@rug.nl.
0167-6911/$ – see front matter© 2010 Elsevier B.V. All rights reserved.
doi:10.1016/j.sysconle.2010.05.005as originally formulated in [4], and very close to the problem of
‘achievable Dirac structures’ addressed in [5]; see also [6]. Indeed,
the necessary and sufficient conditions for achieving a certain be-
havior as obtained in [7], see also [8], simplify to necessary condi-
tions in this case. Another necessary condition, which completes
the set of necessary conditions to necessary and sufficient condi-
tions, follows from the positivity requirement on resistances.
In applications, resistive circuits with terminals usually appear
as subnetworks of circuits containing other elements (capacitors,
inductors, diodes). Indeed, one may always identify the resistive
subnetwork of any circuit, interconnected to other elements
through terminals. The recent paper [9] describes how large
resistive circuits occur in the design of very-large-scale integration
chips, and how this leads to issues of efficient computation and of
the replacement of a large resistive circuit by an equivalent circuit
with the same terminals.
2. Preliminaries about circuit graphs
Let us recall some standard definitions regarding graphs, as can
be found for example in [10,3,11].
A directed graph1 G consists of a finite set V of vertices and a
finite set E of directed edges, togetherwith amapping from E to the
set of ordered pairs of V , where no self-loops are allowed. Thus to
1 Sometimes called a multi-graph since we allow for the existence of multiple
branches between the same pair of vertices.
424 A. van der Schaft / Systems & Control Letters 59 (2010) 423–428any branch e ∈ E there corresponds an ordered pair (v,w) ∈ V2,
with v 6= w, representing the tail vertex v and the head vertexw of
this edge. A directed graph is completely specified by its incidence
matrix B, which is an (v¯, e¯)matrix, v¯ being the number of vertices
and e¯ being the number of edges, with (i, j)-th element bij equal to
1 if the vertex i is the head of edge j, equal to −1 if vertex i is the
tail of edge j, and 0 otherwise. In what follows, ‘graph’ will mean
‘directed graph’ unless stated explicitly otherwise.
Given a graph, we define its vertex space Λ0 as the real vector
space of all functions fromV toR. Clearly,Λ0 can be identifiedwith
Rv¯ . Furthermore, we define its edge spaceΛ1 as the vector space of
all functions from E to R. Again,Λ1 can be identified with Re¯.
In the context of an electrical circuit graph, the vector space Λ1
will be the space of currents through the edges in the circuit (with
sign following the direction of the edges). The dual space ofΛ1 will
be denoted byΛ1, and it defines the vector space of voltages across
the edges. Furthermore, the duality product 〈V |I〉 = V T I of a vector
of currents I ∈ Λ1 with a vector of voltages V ∈ Λ1 is the total
power over the circuit. Similarly, the dual space of Λ0 is denoted
byΛ0, and it defines the vector space of potentials at the vertices.
The incidence matrix B can be regarded as the matrix
representation of a linear map (denoted by the same symbol) B :
Λ1 → Λ0 called the incidence operator. Its adjoint map is denoted
in matrix representation as BT : Λ0 → Λ1, and is called the
coincidence operator.
Although in Kirchhoff’s original treatment of circuit graphs [2]
external currents entering certain vertices of the graph were an in-
dispensable notion, this is not always very well articulated in
subsequent formalizations of circuits and graphs. We will empha-
size this aspect by formally defining an open graph G as obtained
from an ordinary graph with set of verticesV by identifying a sub-
setVb ⊂ V of boundary vertices. The boundary vertices are the ver-
tices that are open to interconnection (i.e., with other open graphs).
The remaining subset Vi := V − Vb contains the internal vertices
of the open graph.





with Bi the part
of the incidence operator corresponding to the internal vertices,
and Bb the part corresponding to the boundary vertices, Kirchhoff’s
current laws are now given as
BiI = 0, BbI = −Ib. (1)
Here the vector Ib belongs to the vector spaceΛb of functions from
the boundary verticesVb toR (which is identifiedwithRv¯b , with v¯b
the number of boundary vertices). In an electrical circuit graph, the
boundary vertices thus define the terminals of the circuit.2 In order
to have a symmetric notation, we define the vector spaceΛi as the
functions from the internal vertices Vi to R (which is identified
with Rv¯i , with v¯i the number of boundary vertices). Hence Λ0 =
Λi⊕Λb. Furthermore, wewill denote the dual spaces ofΛi andΛb
by Λi and Λb, respectively, so Λ0 = Λi ⊕ Λb. Kirchhoff’s voltage
laws can be written as
V = BTψ = BTi ψi + BTbψb, (2)
where ψi ∈ Λi denotes the vector of the potentials at the internal
vertices and ψb ∈ Λb the vector of potentials at the boundary
vertices.3
2 Alternatively, open graphs can be defined by attaching ‘one-sided open edges’
(properly called leaves) to every boundary vertex in Vb , with corresponding
boundary currents; see [12]. The difference with the approach taken in this paper
is that by identifying only boundary vertices one does not (need to) specify the
number of leaves attached to the boundary vertices as in [12,1].
3 Note that we have chosen the following sign convention for the currents and
voltages. The voltage Ve across each edge is the potential at the head vertex minus
the potential at the tail vertex. Furthermore, the current Ie through the edge is
positive if it is flowing from the tail to the head vertex. Hence, the sign of the current
follows the orientation (direction) of the graph. As a consequence, if we consider an
edge corresponding to a resistor, then the relation between current and voltage is
given as Ve = −reIe , with re ≥ 0 the resistance.Fig. 1. Resistive circuit with terminals; boundary vertices encircled.
Kirchhoff’s current and voltage laws result in the following
space of allowed currents, voltages, boundary currents and bound-
ary potentials for an open graph G:
DK (G) := {(I, V , Ib, ψb) ∈ Λ1 ×Λ1 ×Λb ×Λb | BiI = 0,
BbI = −Ib, ∃ψi ∈ Λi s.t. V = BTi ψi + BTbψb}. (3)
It can be shown [13] that DK (G) defines a Dirac structure, called
the Kirchhoff–Dirac structure. In particular, V T I + ψTb Ib = 0 for all
(I, V , Ib, ψb) ∈ DK (G), expressing that the total power in the cir-
cuit is equal to minus the externally supplied power.
Remark 2.1. Since 1TB = 0, with 1 being the vector consisting of
only ones, it follows [13] that 1T Ib = 0, corresponding to the well-
known property that the sum of the external currents of a circuit
is equal to zero. Furthermore, if (I, V , Ib, ψb) ∈ DK (G) then so is
(I, V , Ib, ψb + c1), for any constant c .
3. The input–output behavior of resistive circuits with termi-
nals
Consider a resistive circuitwith terminals represented by boun-
dary vertices of the circuit graph; see Fig. 1. Without loss of gen-
erality, we may assume that the resistances of all the resistors in
the circuit are strictly positive. Indeed, whenever there is a resistor
with zero resistance, then we remove the edge corresponding to
this resistor and equate the vertices at both ends of this resistor.
Thus we may as well define the conductances ge of each resistor as
the reciprocal of its resistance re, that is ge := 1re > 0, for every
edge e of the circuit graph. Furthermore, in order to streamline the
formulation of some results, we will throughout assume that the
circuit graphs under consideration contain more than one vertex.
In this section, we want to characterize the relation between
the boundary potentials and boundary currents of a resistive
circuit; see [1] for closely related results. In the special case where
all the vertices of the circuit graph are boundary vertices, this
characterization is easy. Indeed, by Kirchhoff’s voltage laws, the
vector V of voltages over the resistors is given as V = BTbψb (note
that Bb = B). Furthermore, the vector I of currents through the
resistors is given as I = −GV , where G is the diagonal matrix with
diagonal elements given by the conductances ge, for every edge
e. Since BbI = −Ib it follows that the relation between boundary
potentials and boundary currents in this case is given by the linear
map
Ib = BbGBTbψb. (4)
For any directed graph with incidence matrix B, the square matrix
BGBT is known as the weighted Laplacian matrix of the graph (with
weights being the diagonal elements of G). The weighted Laplacian
matrix has many properties, some of which we collect in the
following theorem. These properties will be key to the subsequent
characterization of the external behavior of any resistive circuit.
A. van der Schaft / Systems & Control Letters 59 (2010) 423–428 425Theorem 3.1. Consider a graph G with incidence matrix B. Let G be
a positive definite diagonal matrix, of dimension equal to the number
of edges. Then
1. The weighted Laplacian matrix BGBT is symmetric, positive
semi-definite, and independent of the orientation of the graph.
Furthermore, it has all diagonal elements ≥ 0, all off-diagonal
elements ≤ 0, and has zero row and column sums. Hence the
vector 1 is in the kernel of BGBT . If the graph is connected then
ker BGBT = span 1; in particular, all diagonal elements of BGBT
are> 0.
2. Every symmetric positive semi-definite matrix L with diagonal
elements ≥ 0, off-diagonal elements ≤ 0, and with zero row and
column sums can be written as L = BGBT , with B the incidence
matrix of a graph, and G a positive definite diagonal matrix.
3. If the graph G is connected, then all diagonal elements of BGBT are
> 0. Furthermore, all Schur complements of BGBT arewell defined,
and are symmetric, positive semi-definite, with diagonal elements
> 0, off-diagonal elements ≤ 0, and with zero row and column
sums. In particular, all Schur complements of BGBT can be written
as B¯G¯B¯T , with B¯ the incidence matrix of a connected graph G¯, and
G¯ a positive definite diagonal matrix.
Remark 3.2. Parts 1 and 2 are fairly standard (see [3,11] for addi-
tional information). I could not find Part 3 in the literature, while
its proof is partly based on an argument in [1].
Proof. 1. It is evident that BGBT is symmetric and positive semi-
definite. By the property of zero row sums span 1 ⊂ ker BGBT .
Consider the graph without its orientation, and define for this
undirected graph the weighted adjacency matrix A as the v¯× v¯
symmetric matrix with (v,w)-th element equal to ge(v,w) if the
undirected edge e(v,w) links the vertices v and w, and zero
otherwise. Furthermore, define the diagonal v¯×v¯matrixDwith
(v, v)-th element given as
∑
w;w∼v ge(v,w), wherew ∼ vmeans
thatw is linked to v by the undirected edge e(v,w). Then it can
be shown ([3], p. 54) that
L = D− A. (5)
From here, all statements in the first part of the theorem follow,
except for ker BGBT = span 1 if G is connected. This follows
from rankB = v¯− c , where c denotes the number of connected
components of G; see [3,11].
2. Let L be a symmetric positive semi-definite v¯ × v¯ matrix with
diagonal elements ≥ 0, and off-diagonal elements ≤ 0. Then
define the undirected graph G with edge between the vertices
v and w if and only if the (v,w)-th element of L is non-zero.
Furthermore, associate to this edge the weight given by the
(v,w)-th element of L. Then endow the graph with an arbitrary
orientation.
3. If the graph is connected, then for each vertex there exists at
least one edge linking this vertex to another vertex, implying
that each diagonal element of BGBT is> 0.
We will now show (adopting a proof line in [1]) that the Schur
complement of the (1, 1)-th element of BGBT is symmetric
positive semi-definite, with diagonal elements > 0, off-
diagonal elements ≤ 0, and with zero row and column sums.
Denote L := BGBT . Let L11 > 0 be the (1, 1)-th element of L, and
let L11 be the matrix obtained from L by deleting the first row
and column. Furthermore, let l be the first column of Lminus its
first element. Define the Schur complement
Lˆ := L11 − 1
L11
llT . (6)
Since all elements of l are ≤ 0, it follows that the off-diagonal
elements of Lˆ are also ≤ 0. It is verified by direct computation
that the rows and columns of Gˆ have zero sum, also implying
that its diagonal elements are ≥ 0. Furthermore, 1 ∈ ker Lˆ.Since the co-rank of a matrix is always greater or equal than
the co-rank of any Schur complement of it, and the co-rank of
L is one, it follows that the co-rank of Lˆ is also equal to one,
and that ker Lˆ = span 1. As a consequence, Lˆ corresponds to a
connected graph, and thus its diagonal elements are again> 0.
Hence we have proved the claim for the Schur complement of
any diagonal element of L.
In order to prove the claim for an arbitrary Schur complement,
we notice that any Schur complement can be obtained by
the successive application of taking Schur complements with
respect to diagonal elements. Indeed, consider the Schur
complement of L with respect to a leading diagonal block Laa
of L, say of dimension a¯. This can be obtained by first taking
the Schur complement with respect to L11 to obtain Lˆ as above,
and then proceeding by taking the Schur complement of Lˆwith
respect to its first diagonal element, and so on. By repeating this
process a¯ times we obtain the Schur complement of Laa. 
Remark 3.3. It follows from Parts 1 and 2 of the theorem that any
symmetric positive semi-definite matrix Lwith diagonal elements
≥ 0, off-diagonal elements ≤ 0, and with zero row and column
sums, can be considered as aweighted Laplacianmatrix of a certain
graph, and conversely. As a consequence, in what follows, any
symmetric positive semi-definite matrix with diagonal elements≥ 0,
off-diagonal elements≤ 0, and with zero row and column sums, will
be succinctly called a weighted Laplacian matrix.
Now let us continuewith a general resistive circuit with bound-
ary vertices Vb (corresponding to its terminals), internal vertices
Vi, and diagonal matrix of conductances G > 0. Consider a distri-
bution of potentials over its vertices, such that the corresponding
voltages and currents satisfy Kirchhoff’s voltage and current laws.
This means that there exist vectors ψi (potentials at the internal
vertices) andψb (potentials at the boundary vertices) such that the
voltages V across and the currents I through the resistors satisfy





where Ib are the boundary currents.4 Substitution of the first two
equations into the last two yields (see also [9], Eq. (3))
0 = Bi(GBTi ψi + GBTbψb)
−Ib = Bb(−GBTi ψi − GBTbψb).
(8)
Elimination of the internal potentialsψi from the first equation and
substitution in the second gives
Ib = [BbGBTb − BbGBTi (BiGBTi )−1BiGBTb ]ψb =: Lbψb. (9)
Notice that the matrix Lb in this expression is the Schur comple-













with respect to the block BiGBTi . This introduces the following the-
orem.
Theorem 3.4. 1. Consider a linear resistive circuit, having connected
circuit graph with internal vertices Vi, boundary vertices Vb, and
diagonal conductance matrix G > 0. Then for any boundary potential
vector ψb there exists a unique internal potential vector ψi, and
unique I, V , Ib such that (7) is satisfied,while Ib is related toψb via (9),
4 We refer to [9] for issues regarding the efficient computation of the resistor
currents/voltages in (7).
426 A. van der Schaft / Systems & Control Letters 59 (2010) 423–428where the Schur complement Lb is well defined, and is a weighted
Laplacian matrix.
2. To any weighted Laplacian matrix Lb there corresponds a
resistive circuit with diagonal conductance matrix G > 0 whose
relation between boundary potentials ψb and boundary currents Ib is
given by the linear map
Ib = Lbψb. (11)
In fact, the circuit graph can be taken to be only consisting of
boundary vertices. In particular, for any resistive circuit with the
relation between boundary potentials ψb and boundary currents Ib
given by (9) we can construct another resistive circuit consisting only
of boundary vertices with the same relation between ψb and Ib.
Proof. 1. It can be shown (see [3], p. 328) that for any ψb there
exists a unique ψi such that
Bi(GBTi ψi + GBTbψb) = 0. (12)
Then the boundary current Ib is simply defined as
Bb(GBTi ψi + GBTbψb) =: Ib.
Since the circuit graph is assumed to be connected, by Theorem 3.1
the Schur complement in (9) is well defined, and is a weighted
Laplacian matrix.
2. By Theorem 3.1, the matrix Lb in (9) can be written as a
weighted Laplacian BbGBTb , where Bb is the incidence matrix of a
graph with only boundary vertices Vb and G is a positive definite
diagonal matrix. 
Remark 3.5. Although any resistive circuit with terminals can
thus be replaced by an equivalent circuitwithout internal vertices,
this is computationally not advisable for large-scale resistive
circuits. The reason, see [9], is that usually the original network is
very sparse, while the Schur complement Lb will be dense. Hence,
for a circuit with many terminals this will correspond to a large
number of equivalent resistors.
As used in the above proof, for everyψb there exists a uniqueψi
such that (12) holds.5 This unique ψi has the following variational
characterization; see e.g. [3]. Consider for an arbitrary graph
with incidence matrix B and conductance matrix G the following
quadratic function corresponding to itsweighted Laplacianmatrix:
R(ψ) := ψTBGBTψ. (13)
Notice that this function can be rewritten as








GeV 2e , (14)
where e(v,w) is the undirected edge linking vertices v and w, and
Ve is the voltage across the directed edge e (potential at head vertex
minus potential at tail vertex). It follows that R(ψ) equals the total
dissipated power in the resistive circuit with conductance matrix
G. For every fixed ψb the function R(ψ) = R(ψi, ψb), regarded as
a function ofψi, can be seen to have a unique minimum [3], which
is characterized by the zero-derivative condition
∂R
∂ψi
(ψi, ψb) = 2BiGBTψ = 0. (15)
Since I = −GV = −GBTψ , this condition is however nothing other
than Kirchhoff’s current laws BiI = 0 at the internal vertices. Thus
we have obtained the following.
5 A function ψ satisfying (12) is called a harmonic function on the open graph G
with boundary vertices Vb . This can be seen to be a direct analogue of the standard
notion of a harmonic function with respect to the Laplacian differential operator on
a domain with boundary.Proposition 3.6. For every boundary potential ψb of the resistive
circuit there exists a unique vector of internal potentials ψi which
minimizes the total dissipated power R(ψi, ψb).
(This is knownasMaxwell’sminimumheat theorem, or Thomson’s
principle [3].) Furthermore, the quadratic function corresponding
to the Schur complement of BGBT with respect to the block BiGBTi
is given by the function
R¯(ψb) := R(ψi(ψb), ψb), (16)
where ψi is expressed as a function of ψb using (15). It follows
that a resistive circuit having the same input–output map Ib =
Lbψb, but only consisting of boundary vertices (whose existence is
guaranteed by Theorem 3.4), has the same total dissipated power as
the original circuit. In fact6
Corollary 3.7. Every resistive circuit with the same input–output
map Ib = Lbψb has the same total dissipated power.
3.1. The extension to L and C circuits
The extension of the above results to L and C circuits is straight-
forward, while the desired extension to RLC circuits is much less
clear. (Recall that any RLC circuit can be written as the intercon-
nection of an R circuit, an L circuit and a C circuit, where the
interconnection is done via shared boundary vertices; see, for ex-
ample, [13]).
Completely similar to what we did for R circuits, we can charac-
terize the relation between the boundary potentials and boundary
currents of L and C circuits. First consider a C circuit. As in the case
of an R circuit, see (8), there exists for every vector of boundary po-
tentials ψb a unique vector of potentials ψi at the internal vertices
such that
0 = BiC(BTi ψi + BTbψb)
−Qb = BbC(−ψi − BTbψb),
(17)
where B is the incidence matrix of the C circuit, C is a posi-
tive–definite diagonalmatrix with diagonal elements being the ca-
pacitances of the capacitors associated to the edges of the circuit
graph, andQb is the vector of boundary charges. (Note that by Kirch-
hoff’s current laws the charges corresponding to the internal ver-
tices are all equal to zero.) It follows that Qb = LCψb, where LC
is a weighted Laplacian matrix (similar to the weighted Laplacian
matrix Lb derived for the case of an R circuit; see (9)). By differentia-
tion,we obtain the following relation betweenboundary potentials
and currents:
Ib = LCψ˙b, (18)
with transfer matrix sLC . Note furthermore that the electric co-
energy stored at the capacitors can be expressed as the following
function of the potentials:
HC(ψ) = 12ψ
TBCBTψ. (19)
In conclusion, the transfer matrix (from boundary potentials to
boundary currents) of any C circuit is of the form sLC , with LC be-
ing a weighted Laplacian matrix, and conversely any such transfer
matrix can be synthesized by a C circuit; in particular a C circuit
without internal vertices. Moreover, the value of the electric co-
energy HC(ψ) = 12ψTBCBTψ is the same for any such realization.
In the case of an L circuit with incidence matrix B, we obtain
that the magnetic energy is given as
HL(φ) = 12φ
TBKBTφ, (20)
6 This is related to what is sometimes [3] called Rayleigh’s principle or the
principle of conservation of power.
A. van der Schaft / Systems & Control Letters 59 (2010) 423–428 427Fig. 2. Interconnection of plant and controller resistive circuit through control-
boundary vertices.
where φ is the vector of vertex fluxes, related to the vector of flux
linkages Φ of the inductors at the edges by Φ = BTφ. Here K is
the positive definite diagonal matrix whose diagonal elements are
of the reciprocals of the inductances of the inductors (assuming,
without loss of generality, that they are all positive). Furthermore,
by applying Kirchhoff’s current laws, we obtain (like in the case of
an R circuit) that Ib = LCφb,, where LL is a weighted Laplacian
matrix. Since the derivative of the boundary vertex fluxes φb is
equal to the boundary potentialsψb the following relation between
boundary potentials ψb and currents Ib of an L circuit results:
I˙b = LCψb. (21)
Thus the transfer matrix (from boundary potentials to boundary
currents) of any L circuit is of the form 1s LL, with LL being
a weighted Laplacian matrix, and conversely any such transfer
matrix can be synthesized by an L circuit, in particular an L circuit
without internal vertices. Moreover, the value of the magnetic
energy HL(φ) = 12φTBKBTφ is the same for any such realization.
While the boundary behavior of pure R, C, or L circuits thus
allows for a simple characterization, the situation appears to be
much less clear for interconnections of them, that is, for general RLC
circuits [14].
4. Partial synthesis of resistive circuits by interconnection
In the previous section, we have characterized the relation
between the boundary potentials ψb and boundary currents Ib of
linear resistive circuits with terminals: they are given by a linear
input–output map Ib = Lbψb, where Lb is a weighted Laplacian
matrix. Thus from a synthesis point of view every map Ib = Lbψb,
where Lb has the properties of a weighted Laplacian matrix, can be
synthesized by a resistive circuit; in fact, by a resistive circuit with
number of vertices equal to the dimension of Ib (and ψb).
In this section, we consider the following partial synthesis or
synthesis by interconnection problem. Suppose we are given a con-
nected resistive circuit P , the plant circuit, with two types of
(not necessarily distinct7) boundary vertices, namely the external
boundary vertices at whosewewish to shape the input–output be-
havior, and the control-boundary vertices which can be intercon-
nected to another resistive circuit C (the controller circuit), which
we can synthesize ourselves; see Fig. 2 Thus, letψe and Ie be the po-
tentials and currents ofP at the external boundary vertices (whose
behavior wewant to shape), and letψc and Ic be the potentials and
currents of P at the control-boundary vertices. Since P is a resis-
tive circuit, its input–outputmap (fromψe, ψc to Ie, Ic) is given by a













Consider furthermore a connected controller resistive circuit C
with the same number of boundary vertices as the number of
7 Note that a boundary vertex may correspond to different ‘leaves’, i.e., it can
be interconnected to a control resistive circuit, while its boundary potential and
boundary current are still part of the input–output behavior we wish to shape.control-boundary vertices ofP , and with boundary potentials and
currents ψ˜c, I˜c satisfying
I˜c = Cψ˜c (23)
for some weighted Laplacian matrix C .
This controller resistive circuit is interconnected to the plant
resistive circuit by identifying the boundary vertices of C with the
control-boundary vertices of P and setting
ψ˜c = ψc, I˜c + Ic = 0. (24)
This results in the following weighted Laplacian matrix of the
resulting interconnected circuit:[
Pee Pec
Pce Pcc + C
]
. (25)
Hence by Theorem 3.1 the relation between ψe and Ie of the inter-
connected circuit is given as
Ie = [Pee − Pec(Pcc + C)−1Pce]ψe =: (P ◦ C)ψe, (26)
where the matrix P ◦ C is again a weighted Laplacian matrix.
The problem which we want to address is which weighted
Laplacian matrices P ◦ C can be achieved by judicious choice of
the weighted Laplacian matrix C . This is answered in the following
proposition.
Proposition 4.1. Given a plant resistive circuit P as above, with
weighted Laplacian matrix P partitioned as in (22). Let S be the
weighted Laplacian matrix corresponding to a specification resistive
circuit with input–outputmap Ie = Sψe. Then there exists a controller
resistive circuit C such that P ◦ C = S if and only if
S|ker Pce = Pee|ker Pce
S ≥ Pee − PecP−1cc Pce.
(27)
Proof. The first condition in (27) follows directly from (25). The
inequality constraint on S comes from the fact that the minimal
weighted Laplacian matrix (25) is obtained by taking C = 0, with
corresponding input–output map given by
Ie = [Pee − PecP−1cc Pce]ψe. 
Let us compare this result with the solution to the ‘control by in-
terconnection’ problem. Specialization of the necessary and suffi-
cient conditions as obtained in [7], see also [8,5], to the case at hand















⊂ {(Ie, ψe) | Ie = Sψe}. (28)
2.
{(Ie, ψe) | Ie = Sψe}
⊂
{














These two conditions are readily seen to be equivalent to the two
conditions
S|ker Pce = Pee|ker Pce
S = Pee modulo imPec . (30)
However, because of the symmetry of weighted Laplacian matri-
ces, these two conditions are actually equivalent. (A similar situ-
ation arises in the case of achievable Dirac structures considered
in [5].)
A main difference with the situation considered in [7,8] resides
in the fact that the ‘canonical controller’ (as introduced in [8]; see
also [6]) does not anymore provide a feasible solution, in contrast
428 A. van der Schaft / Systems & Control Letters 59 (2010) 423–428to the situation considered in [5]. Indeed, by the sign change in-
volved in the physical interconnection of currents, see (24), the
canonical controller in this context amounts to the interconnection
(via the potentialsψe and currents Ie) of a copy of the specification












(note theminus signs!), which corresponds to a sign-reversed copy
of the circuit P , where the resistances are replaced by their nega-
tive values. Clearly, this does not define an allowed controller re-
sistive circuit C.
5. Conclusions
In this paper, we have applied some classical techniques and
results to the problem of the external characterization of resistive
circuits with terminals as studied in [1]. Furthermore, we have
obtained a basic result on ‘partial synthesis by interconnection’
for such circuits. Although the results are easily extendable to
purely inductive or capacitive circuits, the treatment of general RLC
circuits remains a topic for further study.
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